

S/N Unknown

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:	Brian M. Collins et al.	Examiner:	Unknown
Serial No.:	Unknown	Group Art Unit:	Unknown
Filed:	Herewith	Docket:	884.961US2
Title: APPARATUS AND METHOD FOR TRANSLATING AN ADDRESS IN A NON-CONTIGUOUS MEMORY BLOCK			
Assignee:	Intel Corporation	Customer No:	21186

INFORMATION DISCLOSURE STATEMENT

MS Patent Application
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

Pursuant to 37 C.F.R. §1.98(d), copies of the listed documents are not provided as these references were previously cited by or submitted to the U.S. Patent Office in connection with Applicants' prior U.S. application, Serial No. 09/816078, filed on March 26, 2001, which is relied upon for an earlier filing date under 35 U.S.C. §120.

INFORMATION DISCLOSURE STATEMENT

Serial No : Unknown

Filing Date: Herewith

Title: APPARATUS AND METHOD FOR TRANSLATING AN ADDRESS IN A NON-CONTIGUOUS MEMORY BLOCK

Assignee: Intel Corporation

Page 2

Dkt: 884.961US2 (INTEL)

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

BRIAN M. COLLINS ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
Attorneys for Intel Corporation
P.O. Box 2938
Minneapolis, Minnesota 55402
(612) 371-2157

Date 27 February 2004 By David R. Cochran
David R. Cochran
Reg. No. 46,632

"Express Mail" mailing label number: EV370238957US

Date of Deposit: February 27, 2004

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Mail Stop Patent Application, P.O. Box 1450, Alexandria, VA 22313-1450.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	<i>Complete if Known</i>	
	Application Number	Unknown
	Filing Date	Even Date Herewith
	First Named Inventor	Collins, Brian
	Group Art Unit	Unknown
	Examiner Name	Unknown
Sheet 1 of 1		Attorney Docket No: 884.961US2

US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-5,895,501	04/20/1999	Smith, J. E.	711	207	09/03/1996
	US-5,895,503	04/20/1999	Belgard, Richard A.	711	202	06/02/1995
	US-6,012,132	01/04/2000	Yamada, Koichi , et al.	711	207	03/31/1997
	US-6,163,834	12/19/2000	Garcia, David J., et al.	711	206	12/30/1998
	US-6,374,341	04/16/2002	Nijhawan, S. , et al.	711	207	09/02/1998

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		MILENKOVIC, MILAN , "Microprocessor Memory Management Units", <u>IEEE Micro</u> , 70-85	
		TELLER, PATRICIA J., et al., "TLB Consistency on Highly-Parallel Shared-Memoroy Multiprocessors", <u>IEEE</u> , 184-193	
		TOMMY, "cb block size and performance(Online) news://comp.databases.oracle.server.", (October 1998),	

EXAMINER

DATE CONSIDERED